# CS 61C RISC-V Single Cycle Datapath Summer 2024 Discussion 7

## 1 Pre-Check

This section is designed as a conceptual check for you to determine if you conceptually understand and have any misconceptions about this topic. Please answer true/false to the following questions, and include an explanation:

1.1 The single cycle datapath uses the outputs of all hardware units for each instruction.

False. All units are active in each cycle, but their output may be ignored (gated) by control signals.

1.2 It is possible to execute the stages of the single cycle datapath in parallel to speed up execution of a single instruction.

False. Each stage depends on the value produced by the stage before it (e.g., instruction decode depends on the instruction fetched).

1.3 If the logic delay of reading from IMEM is reduced, then any (non-empty) program using the single cycle datapath will speed up.

True. Since every instruction must read from IMEM during the instruction fetch stage, making the IMEM faster will speed up every single instruction.

1.4 Stores and loads are the only instructions that require input/output from DMEM.

True. For all other instructions, we don't need to read the data that is read out from DMEM, and thus don't need to wait for the output of the MEM stage.

1.5 It is possible to feed both the immediate generator's output and the value in rs2 to the ALU in a single instruction.

False. You may only use *either* the immediate generator or the value in register rs2. Notice in our datapath, there is a mux with a signal (BSel) that decides whether we use the output of the immediate generator or the value in rs2.

2 RISC-V Single Cycle Datapath

### 2 Single-Cycle CPU

- 2.1 For this worksheet, we will be working with the single-cycle CPU datapath provided the last page.
  - (a) Explain what happens in each datapath stage, and which hardware units in the datapath are used.
    - ${\bf IF}\,$  Instruction Fetch

Send address to the instruction memory (IMEM), and read IMEM at that address.

Hardware units: PC register, +4 adder, PCSel mux, IMEM

**ID** Instruction Decode

Generate control signals from the instruction bits, generate the immediate, and read registers from the RegFile. Hardware units: RegFile, ImmGen

#### $\mathbf{E}\mathbf{X}$ Execute

Perform ALU operations, and do branch comparison. Hardware units: ASel mux, BSel mux, branch comparator, ALU

#### MEM Memory

Read from or write to the data memory (DMEM). Hardware units: DMEM

#### $\mathbf{WB}$ Writeback

Write back either PC + 4, the result of the ALU operation, or data from memory to the RegFile. Hardware units: WBSel mux, RegFile

(b) On the datapath on the last page of the worksheet, fill in each **round** box with the name of the datapath component, and each **square** box with the name of the control signal.

See last page.

(c) List all possible values that each control signal may take on for the single cycle datapath, then briefly describe what each value means for each signal.

Signal Name	Values	Signal Name	Values
PCSel		RegWEn	
ImmSel		BrEq	
BrLt		ALUSel	
MemRW		WBSel	

PCSel: 0: OldPC + 4 is next PC; 1: ALU value (for branches, jumps, etc...)
RegWEn: 0: WB value is not written to register; 1: WB is written
ImmSel: 0-4 used for I, B, S, J, U type immediates; 5-7 unused
BrEq: 0 when inputs not equal; 1 when inputs equal
BrLt: 0 when rs1 is not less than rs2; 1 when it is less than
ALUSel: note, this is using the same design reference 61C does; may differ based on CPU design; you do not have to memorise all of these!

- 0: add (rd = rs1 + rs2)
- 1: sll (rd = rs1 << rs2)
- 2: slt (rd = (rs1 < rs2 (signed)) ? 1 : 0)
- 3: unused
- 4: xor (rd = rs1 ^ rs2)
- 5: srl (rd = (unsigned) A >> B)
- 6: or (rd = rs1 | rs2)
- 7: and (rd = rs1 & rs2)
- 8: mul (rd = (signed) (rs1 \* rs2)[31:0])
- 9: mulh (rd = (signed) (rs1 \* rs2) [63:32])
- 10: unused
- 11: mulhu (rd = (unsigned) (rs1 \* rs2) [63:32])
- 12: sub (rd = rs1 rs2)
- 13: sra (rd = (signed) rs1 >> rs2)
- 14: unused
- 15: bsel (rd = rs2)

**MemRW**: 0 for all non-write-to-memory operations; 1 to enable writing to main memory

**WBSel:** 0 for DMEM read output; 1 for ALU output; 2 for PC + 4; 3 unused

#### 4 RISC-V Single Cycle Datapath

2.2 Fill out the following table with the control signals for each instruction based on the datapath on the last page. If the value of the signal does not affect the execution of an instruction, use the  $\star$  (don't care) symbol to indicate this. If the value of the signal **does** affect the execution, but can be different depending on the program, list all possible values (for example, for a signal with possible values of 0 and 1, write 0/1).

	BrEq	BrLT	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBSel
add	*	*	0 (PC + 4)	*	*	0 (Reg)	0 (Reg)	add	0	1	1 (ALU)
ori	*	*	0	Ι	*	0 (Reg)	1 (Imm)	or	0	1	1 (ALU)
lw	*	*	0	Ι	*	0 (Reg)	1 (Imm)	add	0	1	0 (MEM)
sw	*	*	0	S	*	0 (Reg)	1 (Imm)	add	1	0	*
beq	0/1	*	0/1	В	*	1 (PC)	1 (Imm)	add	0	0	*
jal	*	*	1 (ALU)	J	*	1 (PC)	1 (Imm)	add	0	1	2 (PC + 4)
$\mathbf{blt}$	*	0/1	0/1	В	0	1 (PC)	$1 \ (\mathrm{Imm})$	add	0	0	*

### 3 Timing the Datapath

Clocking Methodology

- A state element is an element connected to the clock (denoted by a triangle at the bottom). The **input signal** to each state element must stabilize before each **rising edge**.
- The **critical path** is the longest delay path between state elements in the circuit. The circuit cannot be clocked faster than this, since anything faster would mean that the correct value is not guaranteed to reach the state element in the alloted time. If we place registers in the critical path, we can shorten the period by **reducing the amount of logic between registers**.

For this exercise, the times for each circuit element is given as follows:

Clk-to-Q RegF		RegFile Re	RegFile Read PC		PC/RegFile Setup		Adder
5ns 35i		35 ns		20ns		15 ns	20ns
ALU Branch Comp		Imm Gen MEM		MEM Read	DMF	EM Setup	
100ns	ns 50ns		45 ns		300ns 2		200 ns

(a) Mark an  $\mathbf{X}$  for the stages used by each instruction:

	IF	ID	EX	MEM	WB
add	Х	Х	Х		Х
ori	Х	Х	Х		X
lw	Х	Х	Х	Х	X
SW	Х	Х	Х	Х	
beq	Х	Х	Х		
jal	Х	Х	Х		X

(b) How long does it take to execute each instruction? Ignore the length of a clock cycle based off of the critical path, and assume that the setup times to the RegFile and the PC are the same.

1. jal

```
jal= clk-to-Q + Mem-Read + Imm-Gen + Mux(BSel) + ALU + Mux(PCSel)
+ PCSetup
= 5ns + 300ns + 45ns + 15ns + 100ns + 15ns + 20ns
= 500ns
2. lw
lw = clk-to-Q + Mem-Read + max(RegFileRead + Mux(ASel), Imm-Gen +
Mux(BSel)) + ALU + Mem-Read + Mux(WBSel) + RegFileSetup
= 5ns + 300ns + 60ns + 100ns + 300ns + 15ns + 20ns
= 800ns
```

3.1

3. sw
sw = clk-to-Q + Mem-Read + max(RegFileRead + Mux(ASel), Imm-Gen + Mux(BSel)) + ALU + DMEM Setup
= 5ns + 300 ns + 60ns + 100ns + 200ns
= 665ns

(c) Which instruction(s) are responsible for the critical path?

Load instructions use all 5 datapath stages (lw calculated above takes 800ns).

(d) What is the highest clock frequency for this single cycle datapath?


maximum frequency = 
$$\frac{1}{\text{critical path delay}}$$
  
=  $\frac{1}{800}$  nanoseconds  
=  $\frac{1}{800 * 10^{-9}}$  seconds  
= 1,250,000s<sup>-1</sup>  
= 1.25MHz

(e) Why is the single cycle datapath inefficient?

At any given time, most of the parts of the single cycle datapath are not being used. Even though not every instruction exercises the critical path, the datapath can only be clocked as fast as the slowest instruction.

(f) How can you improve its performance? What is the purpose of pipelining?

Performance can be improved with pipelining, or putting registers between stages so that the amount of combinational logic between registers is reduced, allowing for a faster clock time.



-1